Equipment Diagrams

CONTROL DATA 8092
TELEPROGRAMMER

Equipment Diagrams

CONTROL DATA 8092

TELEPROGRAMMER

© 1968, CONTROL DATA CORPORATION Printed in the United States of America

# RECORD OF REVISIONS

REVISION NUMBER	NOTES
68 109 01 (Rev A)	(4-15-65) Includes ECO's 1163, 1198, 1268, 1334, 1354, 1402, 1403, 1411, 1431, 1470, 1505, and 1585.
68 1 <u>09 00</u> b (Rev B)	(8-18-66) Includes ECO numbers 2041 and 2085 (Reprinting with revision).
Revision C	(3-10-67) Includes ECO's DP2329 and DP2383.
Revision D	(8-29-67) Includes ECO's DP2055, 2249, 2279, 2500, 2590, 2356, 2329, 2328, 2370, 2365, 2512, 2450, and
,	2383 (Reprinting with revision).
Revision E	(11-8-67) Incorporated FCO's DP 2329, 2450
Revision F	(1-25-68) Revised to incorporate FCO DP2870. Pages revised: Pages 2, 5, 18.
Revision G	(4-23-68) Reprint with revision. Includes ECO DP2886. Addition of list of terms.
Revision H	(8-15-68) Revised to incorporate FCO DP03130. Page revised: Page 2 of 36042600.
Revision J	(1-30-69) Revised to incorporate ECO DP03333 and to add a schematic for the display panel. New product
	designations: 8092-A22/_B23/-D08/-E03. Revised Table of Contents, Pages vii, 16, and added pages 28, 29,
	30 and 31.
Publication Number	

Publication Number 368 109 00

	TABLE	OF	CC	ONTENTS	
Page	Title	Drawing Number	Page	Title	Drawing Number
1	Block Diagram	364038	15	Register - Tag 1, 2, and 3	360433
2	Main Control	360426	16	Input/Output Control	360425
3	Main Timing	364156	17	Interrupt	360434
4	Registers, F & F' & Translators	360449	18	Buffer Controls	360447
5	Function Translators	360427	19	Registers - BFR,BXR,BER	360432
6	R & Q Inverters	360428	20	Control Console	360437
7	Register - A <sup>1</sup>	364157	21	Power Supply - 8606A	364071
8	Registers - A & O	360429	22	Cabling & AC - DC Dist.	360441
9	Registers - Z	364158	23	8092 Display Schematic Note: For units having display panel	47032300
10	Registers - P & P'	360430		(part number 47000000), use this schematic.	
11	Register - PSR	364159	27	8092 Display Schematic	47094800
12	Register - S & S'	364160		Note: For units having display panel (part number 47091200), use this	
13	Storage Translators	360431	21	schematic.  Power Supply Schematic (8092–D/–E)	47046500
14	Typical Storage Circuits	360442	31	Fower Supply Schematic (6092-D/-E)	47040300

## 8092 TERM LIST

	8092 TERM LIST				
	According to the Control of the Cont		Logic Symbol	<u>Function</u>	Page
<u>Logic Symbol</u>	<u>Function</u>	<u>Pa ge</u>			
		ruge	F08I	001 XXX	4
A000, A010, A070	A Register	8	082	OIX XXX	4
A100, A110, A170	A' Register	7	083	OIX XXX	4
C000- C007	Clocks	13	084	100 XXX	4
E000, E010-,E070	Stage Enable (SE) F/F¹s	6	085	IOI XXX	4
E001, E011-,E071	No Stage Enable (SE) F/Fis	6	086	IIO XXX	4
E200, E201, E202	Group Enable (GI) A' Register	7	087	III XXX	4
E300, E301, E302	Group Borrow Generators (GBG) At Register	7	088	000 XXX	4
E400, E401, E402	Group Borrow Input (GBI) A' Register	7	089	000 XXX	4
E500, E501-, E507	Stage Probe Input (SPI) A' Register	7	090	001 XXX	4
F002	XXX XXO	1	091	100 XXX	4
003	XXX XXI	4	092	IOI XXX	4
012		4	093	IOI XXX	4
	XXX XOX	4	094	IIO XXX	4
013	XXX XIX	4	095	IIO XXX	4
014	XXX XOX	4	096	III XXX	4
015	XXX XIX	4	097	III XXX	4
022	XXX OXX	4	098	III XXX	4
023	XXX IXX	4	099	III XXX	4
025	XXX IXX	4	101	XIX XXX XX	4
031	XXO XXX	4	112	000 XXX	4
041	XOX XXX	4	114	111 XXX	4
042	XOX XXX	4	115	111 1XX, 111 111	4
050	IXX XXX	4	120	III OIX	4
052	OXX XXX	4	121	III OIX	4
053	IXX XXX	4	122	III OIX	4
054	XXX 100	4	123	111 01X 111 01X	4
056	XXX 000	4	124	111 101	4
057	XXX XII	4	125	111 101	4
059	XXX IXX, XXX III	4		III OIX	4
060	XXX XIO	4	127	000 101	4
06 !	XXX 001	4	130		4
062	<u>XXX 010</u>	4	131	XXX IXI OXI XXX	4
063	XXX OII	4	132		4
064	XXX IOO	4	133	OX I XXX	4
065	XXX IIO	4	134	OII XXX	<del>_</del>
066	XXX III	4	F200	$G \rightarrow \int (Ent. + Swp.) (SSI) \int (4X + SX.C)$	5
067	XXX XOI	4		(SSI) (OBA) + C $\overline{(Ent. + Swp.)}$ (SSI)	_
068	XXX X00	4	F206	$\frac{(551) (UBA) + U [(Ent. + 5wp.) (551)}{(551)}$	1 · ·
069	XXX XIO	4		(4X + 5X.C' + 76) + 72.C'B (Ent. + 3	owp.)
070	XXX OOX	4		$\overline{(SSI)}$ $\overline{A}$ (Ent)(Swp.) (SSI) + D[(Ent.	
071	XXX 001	4		(SSI)) + (Swp.)	5
072	XXX 010	4	F208	(BuffBSY) (04 + 05 + 70 + 71) + 6X	(Jump SAT) 5
073	XXX OII	4	F209	F208	5
074	XXX IOO	4			
075	XXX IIO	4	F211	6X (Jump SAT) + (Buff BSY) (04 + 05 -	+ 70 + 71) 5
076	XXX III	4	F2I3	17 + 23 + 24 + 27 + 33 + 37 + 44 + 45	5 + 46 +
077	XXX XOI	4	. 4	47 + 52 + 56	5
078	XXX OOX	4			
079	XXX IXI	4	F214	$31 + 35 + 41 + 45 + 51 + 55 + 72.\overline{C}$	+ 73.C1 5
080	000 XXX	4			


v


Logical Symbol	Function	Page	Logic Symbol	<u>Function</u>	<u>Page</u>
F216	(Ent. + Swp.) (SSI) B (II + I5 + 4I + 45 + 5I + 55 + 72.C' + 73.C') + C (load + 00 + 04		F311	$Z \rightarrow F/F^{\dagger}$	5
	+ 05 + 10 + 14 + 20 + 24 + 30 ± 34 + 6X + 70		F313	$Z \rightarrow 0u$	5
	+ 71 + 72 + 73 + 74 + 75) + A (Ent.) (Swp.) (SSI) + (Ent. + Swp.) (SSI) + (Ent. + Swp.)	5	F315	$\overline{+Z \rightarrow R}$	5
F222	(Ent. + Swp.) (SSI) (B (II + I5 + 4I + 45 +		F316	$\overline{-Z \to R}$	5
	5  + 55 + 72.C' + 73.C') + C (Load + 00 + 04 +		F317	$\overline{+1 \rightarrow R}$	5
	05 + 10 + 14 + 20 + 24 + 30 + 34 + 6X + 70 + 71 + 72.01 + 73.01 + 74 + 75) + A(Ent.) (Swp.)		F318	$\overline{A \to R}$	5
	$\frac{71 + 72.C! + 73.C! + 74 + 75}{(SSI)} + A((Ent.) (Swp.) (SSI) + (Ent. + Swp.) (SSI) + (Ent. + Swp.)$	5	F319	$\overline{A \to Q}$	5
F226	12 + 16 + 22 + 26 + 32 + 36 + 42 + 46		F320	$A.2^{\dagger} \rightarrow Q$	5
F229	+  2 +  3 +  5 +  6 +  7 + 22 + 23 + 26 +   27 + 3  + 32 + 33 + 35 + 36 + 5X.C	5	F321	$\overline{+1} \rightarrow Q$	5
E020	04 + 05 + 20 + 21 + 22 + 23 + 30 + 31 + 32	_	F322	Block Probe A'	5
F232	+ 33 + 5X + 70 + 72 + 74 + 75 + 1X + 4X + 6X	5	F323	$A^{\intercal} \rightarrow A$	5
F233	72 + 73 + 75	5	F324	A → Tag Reg	5
F235	01	5	F325	Tag Reg → A	5
F236	5X + 72 + 73 + 75	5	F326	$A \rightarrow BER \cdot I_3 \rightarrow BER$	5
F239	$5X.C^{\dagger} + 75.C^{\dagger} + (72 + 73)$ (A' 0) (I/O Seq.)	5	F327	$A \rightarrow BXR, I_3 \rightarrow BXR$	5
F242	(Load) + 6X (Jump SAT) + 40 + 44 + 77 + (Buff	_	F328	BER → A	5
	BSY) $(04 + 05 + 70 + 71)$	5	F329	$A^{\dagger} \rightarrow P$ , $Tag \rightarrow P^{\dagger}$	5
F243	C† + 55 + 75	5	F331	$\overline{INP \rightarrow Z}$ : $\overline{76} + \overline{C} + (Ent + Swp) + (SSI)$	5
F248	A/O	5	F332	OI + $\overline{D}$ + (Ent. + Swp) + (SSI)	7
F251	Jump SAT	5	F580	70 + 71	18
F252	Jump SAT	5	F502		18
F256	20 + 21 + 22 + 23 + 30 + 31 + 32 + 33 + (72 + 73) $C \left( (Ent. + Swp.) (SSI) \right)$	5	F503	$\overline{(Load)}$ (Clear F/F¹) (Ent + Swp) (70 + 71)	18
F261	д	5	G000 - G207	Read Write Drivers	13
F271	13	5	H000 <b>–</b> H007 H201 <b>–</b> H231	Plain Timing Delay's SSC Timing Delay's	3 2
F300	Adv. P, by I	5	1001 - 1005	Z Register	9
F30I		5	1006 10   <b>-</b> 10 5	Enables S Z Register	12 9
F302	$\frac{P_2 - P_1}{P \rightarrow S, P^{\dagger} S^{\dagger}}$	5	1016	S Register	12
F303	5.C1	12	1021 <b>-</b> 1025 1026	Z Register S Register	9 12
			103  - 1034	Z Register	9
F304	$\overline{Z \to S}$	5	1036 1041 - 1045	S Register Z Register	12 9
F305	Tag → S¹	5	1046	S Register	12
F306	$\overline{A \to S}$	5	I051 <b>-</b> I055 I056	Z Register S Register	9 12
F307	$MCS \rightarrow Z$	5	1061 - 1065	Z Register	9
F308	$\overline{INP \rightarrow Z}$ : $\overline{(Ent. + Swp.)(SSI}$ $B.72.C' + C(load)$	5	1066	S Register	12
F310	Clear F/FT		1071 - 1075	Z Register	9


<u>Logic Symbol</u>	<u>Function</u>	<u>Page</u>	Logic Symbol	Function	<u>Page</u>
1076	S Register	12	J104 - J107	Main Timing	3
1200 - 1219	A Register	8	J109 - J111	I/O Control	16
I300 <b>–</b> I369	Tag Register I, 2, 3	15	J107	<u>T</u> iming Error Stop	2
1400 - 1401	A'Register	7	J200	A + (Ent) + (Swp) + (SSI)	2
1402	A¹ ≠ 0	7	J211 - J212	$B = \overline{(Ent. + Swp.) (SSI)}$	2
I403	$A^{\dagger} = 0$	7	J221 - J222 - J223	C (Ent. + Swp.) (SSI)	2
I404 - I414 I500 - I538	O Register BFR, BER, BXR	8 19			
1519	BER = BXR	17	J224 – J225 – J226	Cı	2
1550	A $(\overline{Ent})$ $(\overline{Swp})$ $(\overline{SSI})$ + B $(\overline{Ent} + \overline{Swp})$ $(\overline{SSI})$ +		J227 <b>–</b> J228	Ct	2
	$(74 + 75 + 76)$ $\int (D (Ent + Swp) (SSI)$		J231 - J232 - J233	D (Ent. + Swp.) (SSI)	2 2 2
	(Load + (Ent. + Swp) (13) (00 + 01 + 02 + 03)		J235 J243		
			J243 J400 – J440	I/O Control	16
	+06 + 07 + 77) (011 5X (Jump SAT) + (04 + 05		J44 I	(I/O Seq. Set)	16
	+70 + 71) (Buff BSY) $+ C$ (Ent $+ Swp$ ) (SSI)		J446	(Load) + B (Ent. + Swp) (SSI)	16
	(55 + 75)	18	J560	(Main Timing Fault)	2
I55	$(\overline{IBA}) + (\overline{OBA})$	18	J562 <b>–</b> J565	Storage	13
1554	(Buffer Cycle)	18	J900	(Master Clear)	3
1560	BFR $ ightarrow$ Buff Output Cable (B. O. C)	18	J901 - J902 - J903		
1561	$Z \rightarrow B_{\bullet}O_{\bullet}C_{\bullet}$	18	J904	(Master Clear)	3
1562	$Z \rightarrow B_{\bullet}O_{\bullet}C_{\bullet}$	18	J907	(Master Clear (Clear Z)	3
1570	(Buff RDY) + (IBA) + (input RDY)	18	J <b>9</b> 08	(Master Clear) (Clear P)	3
1571	$INP \rightarrow BFR$	18	J909 - J910	Clear Pi	3 & 10
1573	(Buffer Cycle) + (OBA) + $\overline{\text{Time } 22}$ )	18	J912	Load	3
1574	MCS → BFR	18	J913	<u>Load</u>	3
			J914 J917 - J921	Enter (Enter + Sweep)	3
1577	Buff INP Cable $\rightarrow$ Z	18	J917 = 3921 J923	Load	3
1580	Clear Buffer Controls	18	J930	(Master Clear)	3
1582	Clear Buffer	18	K000 - K002	Timing Chain Excursion Counters	2
1588	(Buffer Busy)	18 18	K010 - K013	-	
1590 1593	(SSI) (Buff Cycle)	18	K100	Divert	13
1393 1852	(Int. 10, 20, 30, 40)	17	KIIO	Read	13
1853	Block $P \rightarrow S$	17	K120	Write	I3
			K130 K140	Inhibit	13 2
1857	(Block $P \rightarrow S$ ) (I/O Seq) (Ent + Swp) (Load) ( $\overline{13}$ )	17	K200	Timing Fault A Cycle	2
1859	(Master Clear) (Time 26) (D $\overline{(Ent + Swp)}$ (SSI)	17 	K210	B Cycle	2
1860	Clear P, Pi	17	K220	C Cycle	2 2
1861	Interrupt Address $\rightarrow$ S $(I_{n+} \downarrow 0  20  30  40)$	17	K222 - K224	C¹ Cycle	2
1862 1863	(Int. 10, 20, 30, 40) Interrupt Address Enable → S	7  7 &  2	K230	D Cycle	2
1872	Interrupt Address → PSR	17 & 12 17	K240	Block $P_2 = P_1$	3
J000 - J031	Main Control Timing	2	K320	Wait Output	16
7100 - 7103	Main Control Timing	3	K322	Function Ready	16
J103	Recirc		K420	Wait Input	16


<u>Logic Symbol</u>	Function	Page	<u>Logic Symbol</u>	<u>Function</u>	<u>Page</u>
K440	I/O Seq.	16	N212	$(\overline{A \rightarrow Tag}) + D + (Ent. + Swp.) + (SSI)$	_
K522	Sample	16		(Time OI)	7
K524	Enable	16	N230	Toggle A <sup>†</sup> : N232	7
K800 - K802 - K810				$\left[\left(\overline{A} \to \overline{Tag}\right) + \overline{D} + (Ent. + Swp) + (SSI)\right]$	
K812	Resync. Counter	2	N232	(Time 23)	7
K850 K852	Manua! Interrupt Manua! Interrupt	16		·	2
K854	Manual Interrupt Manual Interrupt 10	16 16	N800 - N801	Clocks	
K856	Buffer Interrupt	16	0000 - 0010 - 0050	O Register	6
K858	Buffer Interrupt 20	16	P000 - P010 - P070	P <sub>,</sub> Register	10
K860	External Interrupt 30	16		I e e e e e e e e e e e e e e e e e e e	10
K862	External Interrupt 40	16	P002 - P012 - P072	P <sub>2</sub> Register	
. K864	Interrupt Lockout	16	PI00 - PII0 - PI20		10
K900 K902	Run	3 3	P130	P <sub> </sub> Register	10
K904	Step Neutral	بر د	P102 - P112 - P122		1.0
L000 - L010 - L110	O Register Inputs	8	P132	P <sub>2</sub> Register	10
L321	Information Ready	16	P200 - P314	_ PSR – Register	11
L322	Function Ready	16	Q000 - Q010 - Q070	Q Inverters	6
L323	Master Clear	16			6
L330	I/O Sequence	16	R000 - R010 - R070	R Inverters	
L331 L421	Load Mode Input Request	16 16	S000 - S010 - S050	Divert F/F¹s, S Register	13/12
L500 - L510 - L610	BFR Outputs	19	S060 - S070	R/W Driver F/F¹s, S Register	13/12
L512	Information Ready	18		, 5. 5. 5. 5.	
L513	Input Request	18	S100 - S110 - S120	R/W Drive F/F's, S'Register	13/12
L514	Function Ready	18	\$130		13
L515	Master Clear	18	T000 <b>–</b> T507	Storage Translators	13
M000 - M010 - M070 M330	Z Register Inputs Output Resume	9 16	U000 - U010 - U070	Stage Borrow F/F¹s (SB)	6
M420	Input Ready	16	V000 <b>–</b> V046	Timing	3
M424	Input Disconnect	16		<del>-</del>	2
M500 - M510 - M570	BFR Inputs	19	V201 - V231	Storage Sequence Control	
M512	Output Resume	18	V521	I/O Start of Timing	16
M513	Input Ready	18	V901 - V903	Resync Timing	2
M514 M850	Input Disconnect Manual Interrupt Input	18 17		Adv. P, by I	10
M851 - M852	External Interrupt Input	17	W000 - W005	l .	12
M900	Run	3	W020 - W023	Clear S and S <sup>†</sup>	
M901	Step	3	W024	Adv. BER: (Buff Cycle) (time 13)	19
M902	Neutral	3	W028	ADV. BER	19
M903	Load	3			12
M904	Master Clear		W058	10 <b>–</b> 6 → S	
M905 M906	Clear A Clear Z	ر 3	W070 - W073	$P_1 \rightarrow P_1 P_1 \rightarrow P_2$ , $P_1 \rightarrow P_2$	10
M907	Clear P	3		• • • •	9
M908	Enter	3	WI 00	Clear Z	7
M909	Sweep	3	W102	Strobe	9
N000 - N005	Timing Control	2	WIIO	Enable Z → S	12/17 9
N210	Clear A': N212	7	WI22 - WI24	Input → Z	<b>9</b> 1
			W130 - W160	Clear $F$ , $Z \rightarrow F$	<del>-</del>


Logic Symbol	<u>Function</u>	<u>Page</u>
W162 - W164 W200 - W314 W250 - W264 W266 - W269 W320 - W327 W330 - \\$363 W364 - W368 W370 - W375 W460 - W464 W800	$Z \rightarrow 0$ R & Q Inverters  A' $\rightarrow$ A, BER $\rightarrow$ A, TAG $\rightarrow$ A  A $\rightarrow$ BER  Z Register  BXR  TAG  , 2, 3 (Buff Cycle) (Time O2)  A' $\rightarrow$ P, TAG $\rightarrow$ P'  PP'	8 6 8 19 19 15 19
W810	$\overline{13} + (\underline{Lo}_{ad}) + (\underline{Clear} F) + (\underline{Ent} + \underline{Swp}) + (\underline{Time} 23)$	11
W813	13 (Load) (Clear F) (Ent. + Swp.) (Time 23)	11
X000 - X010 - X020 X030 X100 - X110 - X120	Tag I Register Tag 2 Register	15 15
X130 X200 - X210 - X220 X230	Tag 3 Register	15
X500 X502 X504 X506 X508 X510 X512 X514 X516 X518 X700 - X710 - X770 X800 - X810 - X890	Block Seq. Interrupt (F/F) Storage Seq. Interrupt (SSI) (F/F) Buffer Cycle (F/F) Buffer Ready (F/F) Buffer Input (IBA) (F/F) Buffer Output (OBA) (F/F) Buffer Step (F/F) Initiate Buffer Output (F/F) Buffer Busy (F/F) Buffer Sync. (F/F) BFR Register BXR Register	18 18 18 18 18 18 18 18
X900 - X910 - X990 X902 - X912 - X992	BER Register	19
Y006 - Y507 Z000 - Z010 - Z070	Storage Z Register	13 9

























































































#### **COMMENT SHEET**

MANUAL TITLE	8090 TELEPROGE	RAMMER Equipment Diagrams
PUBLICATION NO.	36810900	REVISION
FROM:	NAME:BUSINESS ADDRESS:	

#### COMMENTS:

CUT ALONG LINE

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.


COMMENT SHEET

MANUAL TITLE	8090 TELEPROGE	RAMMER Equip	oment Diagrams
PUBLICATION NO.	36810900	REVISION	
FROM:	NAME:BUSINESS ADDRESS:		

### COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

.



U U U U U U U U STAU U STAPIU U U U U U U U U STA



>>> CUT OUT FOR USE AS LOOSE -LEAF BINDER TITLE TAB



8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440